



Docket No.: WMP-IFT-679
Application No.: 10/662,793

C E R T I F I C A T I O N

I, the below named translator, hereby declare that: my name and post office address are as stated below; that I am knowledgeable in the English and German languages, and that I believe that the attached text is a true and complete translation of the patent application filed in German on September 15, 2003 which was assigned application No. 10/662,793

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Hollywood, Florida


Birgit Bartell

October 24, 2003

Lerner & Greenberg, P.A.
P.O. Box 2480
Hollywood, FL 33022-2480
Tel.: (954) 925-1100
Fax.: (954) 925-1101

Description

Switching converter and method for driving a switch in a switching converter

5

The present invention relates to a switching converter and a method for driving a switch in a switching converter.

Switching converters generally have a switch and a rectifier
10 arrangement connected to the switch, the rectifier arrangement having output terminals for providing an output voltage. The general construction of various switching converters is described for example in Tietze, Schenk:

"Halbleiterschaltungstechnik" ["Semiconductor circuitry"], 9th
15 edition, Springer Verlag, Berlin, 1991, pages 561-576, or
Stengl, Tihanyi: "Leistungs-MOS-FET-Praxis" ["Power MOSFETS in practice"], 2nd edition, Pflaum Verlag, 2nd edition, 1992, pages 173-176. What is common to the different converter
concepts is that the rectifier arrangement is connected to a
20 supply voltage via the switch, the task of the switching converter being to provide an at least approximately load-independent output voltage. The output voltage, or the power consumption and the power output can be controlled by clocked opening and closing of the switch.

25

In fixedly clocked switching converters, the switch is closed at fixed time intervals and the duration for which the switch remains closed after the closing process is in this case dependent on the power consumption of the load or on the 5 output voltage. As the power consumption rises, the output voltage initially decreases, the duration of the drive pulses being increased in order to take up more power and output it to the load and thus counteract a further decrease in the output voltage. With small loads, the switch remains closed 10 only for a very short time, the switching losses increasing more than proportionally. Therefore, complicated additional circuits are required which, with small loads, drive the switch in such a way that the switching losses remain small.

15 In free-running switching converters, the clock frequency with which the switch is opened and closed is dependent on the power consumed by a load. In such switching converters, a primary coil of a transformer is usually connected downstream of the switch, which primary coil takes up energy when the 20 switch is closed and, when the switch is subsequently opened, outputs the stored energy to a secondary coil inductively coupled to the primary coil and, via a rectifier connected to the secondary coil, to the load. For the driving of the switch, it is known to switch the switch on again after the 25 opening process when the coil connected downstream of the switch has output its energy. In the case of loads with a

small power consumption, the switch in each case remains closed only briefly, which has the consequence that the energy taken up per switch-on operation is small and the duration of the outputting of energy to the secondary side is

5 correspondingly short. This results in a high switching frequency with increasing switching losses. Therefore, free-running switching converters also require complicated additional circuits in order to limit the switching losses with small loads. A free-running switched-mode power supply

10 with such an additional circuit is described for example in

197 32 169 A1.

Therefore, it is an aim of the present invention to provide a switching converter in which a voltage supply even of small

15 loads is possible without requiring complicated additional circuits for preventing an increase in the power loss. It is furthermore an aim of the invention to provide a method for driving a switch in a switching converter in which an increase in the power loss in loads with a small power consumption is

20 prevented.

These aims are achieved by means of a switching converter in accordance with the features of claim 1 and a method in accordance with the features of claim 11.

The switching converter according to the invention has a switch having a control terminal and a first and second load terminal, a rectifier arrangement connected to the switch and having output terminals, at which an output voltage is 5 available for a load, a controller arrangement, which provides a control signal dependent on the output voltage, and a drive circuit, which provides drive pulses according to which the switch turns on or turns off. In this case, the drive circuit generates identical drive pulses, that is to say drive pulses 10 of identical form and duration, whose frequency is dependent on the control signal. The frequency is a measure of how many drive pulses are generated per unit time.

The minimum time interval between two successive drive pulses 15 and thus the maximum switching frequency of the switch is in this case fixedly prescribed and chosen such that the power loss that occurs at the maximum switching frequency meets the respective requirements, for example with regard to the available cooling possibilities.

20

The drive circuit has a comparator arrangement, which, at periodic time intervals according to a clock signal, compares the control signal with a reference signal and does or does not generate a drive pulse depending on this comparison. The 25 period duration of said clock signal determines the minimum time interval between two drive pulses.

In accordance with one embodiment, the control signal is chosen such that it increases as the output voltage decreases. If the control signal exceeds the reference signal on account of a decrease in the output voltage at one of the periodically recurring comparison instants, then the drive circuit generates a drive pulse, as a result of which the switching converter takes up energy via the supply voltage and outputs it to the load. In the switched-mode power supply according to the invention, the energy taken up per switch-on operation is in each case identical and dependent on the duration of the switch-on operation and the supply voltage. Energy is taken up via the supply voltage only in discrete quantities of energy in the case of the switching converter according to the invention. In this case, the maximum power that can be taken up is dependent on the minimum time interval between two drive pulses or on the period duration of the clock signal according to which a comparison is made between the reference signal and the control signal.

In order to form the control signal from the output voltage or from a signal proportional to the output voltage, the switching converter has a controller arrangement, which preferably has a proportional-integral controller. The controller arrangement forms the control signal preferably from a differential signal made from the output voltage, or a signal proportional to the output voltage, and a reference

signal, the differential signal increasing as the output voltage decreases. The controller arrangement is preferably designed in such a way that the control signal has a signal component which is formed by integration of the differential signal. The output voltage is subject to fluctuations on account of the energy consumption of the switching converter in discrete energy packets of identical magnitude, which fluctuations are compensated for by the integration of the differential signal in order to prevent a feedback of said fluctuations in the control loop.

The driving of the switch according to the concept of the invention is not restricted to specific types of switching converters. A drive circuit for driving the switch according to the method of the invention can be realized with a comparatively low outlay on circuitry and can therefore be used advantageously in a multiplicity of applications.

The present invention is explained in more detail below using exemplary embodiments of referenced figures in which:

figure 1 shows a first exemplary embodiment of a switching converter according to the invention with a switch, a rectifier arrangement connected to the switch, a controller arrangement and a drive circuit,

figure 2 shows time profiles of selected signals in the switching converter in accordance with figure 1,

5 figure 3 shows an exemplary embodiment of a drive circuit,

figure 4 shows time profiles of selected signals in a drive circuit in accordance with figure 3,

10 figure 5 shows an exemplary embodiment of a controller arrangement,

figure 6 shows a further exemplary embodiment of a controller arrangement, which has a noise shaping filter,

15 figure 7 shows a further exemplary embodiment of a switching converter according to the invention.

In the figures, unless specified otherwise, identical reference symbols designate identical elements and signals
20 with the same meaning.

Figure 1 shows a first exemplary embodiment of a switching converter according to the invention, which provides an approximately load-independent output voltage U_{out} from an
25 input voltage U_{in} . The switching converter has a switch T_1 , which is designed as a power transistor and is connected, in

series with a primary coil L1 of a transformer TR, to an input voltage U_{in} between a terminal for supply potential and a terminal for reference-ground potential M. The primary coil L1 is inductively coupled to a secondary coil L2, a rectifier, 5 which comprises a series circuit of a diode D1 and a capacitor C1 in the exemplary embodiment, being connected downstream of the secondary coil L2. An output voltage U_{out} can be tapped off at output terminals AK1, AK2 at the capacitor C1. A load RL , represented as a nonreactive resistor in the exemplary 10 embodiment, can be connected to the output terminals AK1, AK2. The arrangement with the transformer TR, and the rectifier, generally forms a rectifier arrangement GL1 which is connected, in series with the power transistor T1, to the supply voltage U_{in} .

15

When the power transistor T1 is in the on state, the primary coil L1 takes up energy and subsequently outputs it, when the power transistor T1 is in the off state, to the load RL via the secondary coil L2 and the rectifier D1, C1.

20

In order to drive the power transistor T1 a drive circuit AS1 is provided, which generates drive pulses AI according to a control signal RS. The power transistor T1 turns on according to the drive pulses AI, these drive pulses being fed directly 25 to the gate terminal G of the power transistor T1 in the exemplary embodiment in accordance with figure 1.

The control signal RS is generated by a controller arrangement RA1 in a manner dependent on the output voltage U_{out} . For this purpose, an output voltage signal US is fed to the controller arrangement RA1. In order to provide this output voltage

5 signal US, provision is made of an optocoupler OK with a light-emitting diode and a photoresist PT, the light-emitting diode LED being connected in series with a resistor R1 between the output terminals AK1, AK2 of the rectifier arrangement GL1. The collector-emitter path of the phototransistor is

10 connected in series with a resistor R2 between a supply potential V2 and reference-ground potential M. The output voltage signal US, proportional to the output voltage U_{out} , represents a voltage with respect to reference-ground potential M which can be tapped off at the collector of the

15 phototransistor PT.

The controller arrangement RA1 is designed in such a way that it provides a control signal RS which rises as the output voltage U_{out} decreases. The construction of such a controller arrangement RA1 will be explained with reference to figures 5 and 6.

The drive circuit AS1 for generating the drive pulses AI depending on the control signal RS has a clocked comparator arrangement K1, one input of which is fed the control signal RS and the other input of which is fed a reference voltage

Vref. The method of operation of such a clocked comparator arrangement K1 is explained below with reference to figure 2.

Figure 2 shows by way of example a time profile of the control signal RS, which fluctuates about the constant reference voltage signal Vref in the example. Figure 2 furthermore shows the time profile of a clock signal CLK and also the time profile of a drive signal having drive pulses AI for the power transistor T1.

10

The comparator arrangement K1 compares the control signal RS with the reference voltage signal Vref at periodic time intervals, prescribed by rising edges of the clock signal CLK in the example. In this case, if the control signal RS is greater than the reference voltage signal Vref, as is the case between the instants t0 and t1 and the instants t2 and t3, then the comparator arrangement generates a drive pulse with each rising edge of a clock pulse at which the control signal RS is greater than the reference signal Vref, the duration of the drive pulses AI corresponding to the duration of the clock pulses of the clock signal CLK in the exemplary embodiment. If the control signal RS is less than the reference signal Vref, then no drive pulses are generated, as is illustrated within a period of time between the instants t1 and t2.

25

Figure 3 shows an exemplary embodiment of a circuitry realization of a clocked comparator arrangement K1 in accordance with figure 1. In this case a comparator K1 is provided, whose noninverting input is fed the control signal 5 and whose inverting input is fed the reference signal Vref. An output signal of the comparator K is fed to a set input S of an RS flip-flop FF, which is driven in clocked fashion by the clock signal CLK. For this purpose, the clock signal CLK is fed to a clock input of the RS flip-flop FF. In this case, the 10 RS flip-flop is designed in such a way that it accepts the signal present at its set input S in each case with a rising edge of the clock signal CLK. If the output signal of the comparator K has an upper level because the control signal RS is greater than the reference signal Vref, then the flip-flop 15 FF is set with a rising edge of the clock signal CLK and a signal with an upper drive level is available at the output Q of the flip-flop. A reset input R of the flip-flop FF is fed a clock signal delayed by means of a delay element D, the flip-flop FF being reset after a delay time prescribed by the delay 20 element D has elapsed after a rising edge of the clock signal CLK. In this case, the delay element D determines the duration of a generated drive pulse, a drive circuit in accordance with figure 3 being able to generate drive pulses which - unlike the illustration in figure 2 - may be shorter or longer than 25 half period durations of the clock signal CLK.

In the exemplary embodiment, a pulse shaper IF is connected downstream of the flip-flop FF, which pulse shaper generates, from the pulses which are present at the output of the flip-flop Q and alternate between a lower and an upper logic level, 5 drive pulses AI for the power transistor T1 which are optimized, by way of example, with regard to electromagnetic interference radiation that arises during the switching of the transistor. Figure 4 shows by way of example the time profiles of an output signal Qout present at the output Q of the flip- 10 flop FF and of the drive pulses AI formed from these "hard" rectangular pulses by means of the pulse shaper IF and having more slowly rising and more slowly forming edges. The electromagnetic interference radiation that arises when the power transistor is switched on and off can be reduced when 15 driving the transistor by means of such pulses.

Figure 5 shows an exemplary embodiment of a controller arrangement for providing a control signal RS from the output voltage signal US proportional to the output voltage Uout and 20 a second reference voltage signal Vref2. The controller arrangement has an operational amplifier OPV, whose noninverting input is fed the reference voltage signal Vref2 in the exemplary embodiment and whose inverting input is fed the output voltage signal US and a signal fed back from an 25 output of the operational amplifier OPV. For feeding back the output signal to the inverting input, the controller

arrangement has a circuit arrangement with a first switch S1, connected in series with a capacitor C2, and a second switch S2, the second switch S2 being connected in parallel with the series circuit comprising the first switch S1 and the 5 capacitor C2. The first and second switches S1, S2 are opened and closed according to a clock signal CLK, said clock signal preferably corresponding to the clock signal according to which the comparator arrangement in the drive circuit AS1 evaluates the control signal RS.

10

The controller illustrated in figure 5 has a proportional and an integral control action, the proportional component being effected from the feedback of the output signal via the second switch S2 and the integral component being effected from the 15 feedback of the output signal via the arrangement comprising the first switch S1 and the capacitance C2. The clocked driving of the first and second switches S1, S2 has the effect that the output voltage signal US is evaluated only for time durations respectively prescribed by the clock signal CLK for 20 the formation of the control signal RS.

A further embodiment of the invention as illustrated in figure 6 provides a controller arrangement in which the output voltage signal US is compared with a reference signal Vref2 by 25 means of an operational amplifier OPV, a differential signal DS made from the output voltage signal US and the reference

signal Vref2 being present at the output of the operational amplifier, said differential signal rising as the output voltage decreases. In accordance with the further embodiment of the invention, a sufficiently known noise shaping filter is

5 connected downstream of said operational amplifier in order to smooth fluctuations of the differential signal DS which result from fluctuations of the output voltage, in order thus to prevent a feedback of the fluctuations in the control loop. In the switching converter according to the invention,

10 fluctuations of the output signal result in particular from the fact that the switching converter takes up energy only in discrete quantities of energy prescribed by the form and duration of the drive pulses. The use of a noise shaping filter constitutes an effective and simple-to-realize measure

15 for smoothing the fluctuations of the differential signal DS.

The noise shaping filter illustrated has two cascaded integrators IN1, IN2, the first integrator IN1 being fed the differential signal DS and the second integrator IN2 being fed

20 the output signal of the first integrator IN1. An adder ADD adds the differential signal DS and the output signals of the two integrators and provides the control signal RS.

In the switching converter according to the invention, both

25 the duration and the form of the drive pulses and the minimum time interval between two drive pulses are fixedly prescribed.

The minimum time interval between two drive pulses is prescribed by the period duration of the clock signal CLK, which determines the periodically recurring instants at which the control signal RS is compared with the reference voltage signal Vref. The minimum interval between two drive pulses corresponds to the period duration of the clock signal. Moreover, the time duration between two drive pulses is a whole-part multiple of the period duration of the clock signal CLK. In this case, the clock signal CLK is chosen such that it is possible to generate drive pulses with the highest possible frequency in order in this way to achieve the finest possible degradation of the power consumption or power output of the switching converter. On the other hand, the frequency of the clock signal CLK is chosen such that the switching losses remain within a tolerable framework with regard to the respective application. The maximum power consumption of the switching converter is achieved when the transistor is switched on with each clock pulse of the clock signal. The control of the power consumption is effected according to the invention only by means of a decision as to whether or not a drive pulse is to be generated. The form and duration of the drive pulses and the time interval between the latter are fixedly prescribed.

Figure 7 shows a further exemplary embodiment of a switching converter according to the invention, which is designed as a

downconverter or buck converter. In this case, a series circuit of a coil L2 and a capacitor C2 is connected, in series with a switch T2 designed as a power transistor, to a supply voltage U_{in} between terminals for supply potential and 5 reference-ground potential M. An output voltage U_{out} can be tapped off at output terminals AK1, AK2 connected to terminals of the capacitor C2. A second switch T3 is connected in parallel with the series circuit comprising the coil L3 and the capacitor C3, which second switch is driven 10 complementarily to the first switch T1 and acts as a freewheeling element when the first switch T2 is in the off state. In this case, the second switch T3 may also be replaced by a diode. In this switching converter, in which the arrangement comprising the coil L3 and the capacitor C3 and 15 also the second switch T3 forms a rectifier arrangement GL2, there is no DC isolation between the input voltage U_{in} and the output voltage U_{out} , i.e. both voltages are referred to reference-ground potential M. In this case, the output voltage signal US can be tapped off directly as voltage with respect 20 to reference-ground potential M at the output terminal AK1.

A controller arrangement RA2, which is fed the output voltage signal US, is realized digitally in the exemplary embodiment. In this case, the output voltage signal US is firstly fed to a 25 sampling device 10, which samples the output voltage signal US and provides samples of the output voltage signal US at an

output at periodic time intervals. Said samples of the output voltage signal US are subtracted from a reference signal REF in a subtraction unit connected downstream of the sampling device 10. The discrete-time differential signal present at an 5 output of the subtraction unit 12 is fed to an adder 14, which sums a prescribed number of successive values of the discrete-time differential signal, a discrete-time control signal DRS being available at the output of the summing unit 14.

10 This discrete-time control signal DRS is fed to a comparator arrangement 16 in a drive circuit AS2 connected downstream of the control arrangement RA2, which compares the discrete-time control signal DRS value by value with a reference signal REF2, the function of which corresponds to the reference 15 voltage signal Vref in accordance with figure 2. The comparator arrangement 16 is designed in such a way that a two-valued discrete-time signal is available at its output, the output signal of the comparator arrangement 16 assuming a first value if the discrete-time control signal DRS is greater 20 than the reference signal REF2, and the output signal of the comparator arrangement 16 assuming a second value if the discrete-time reference signal DRS is less than the reference signal REF2. The discrete-time two-value output signal of the comparator arrangement 16 is fed to a pulse shaper 18, which 25 generates drive pulses of a predetermined duration according to the two-valued output signal of the comparator unit 16. In

this case, a drive pulse is generated if the output signal of the comparator unit 16 assumes the first signal value that is to say if the discrete-time control signal DRS is greater than the reference signal REF2.

5

The drive pulses AI generated by the pulse shaper 18 are preferably rectangular-waveform pulses which are fed to level converters PW1, PW2 respectively connected upstream of the gate terminals of the first transistor T2 and of the second transistor T3. The level converters PW1, PW2 generate voltage signals suitable for driving the transistors T2, T3 from the logical drive levels of the drive pulses AI of the pulse shaper. The form of the drive pulses AI and of the voltage pulses generated from the drive pulses AI by the first level converter PW1 for the first transistor T2 are coordinated with one another in such a way that the first transistor T2 is in each case turned on for a predetermined time duration if the output signal of the comparator arrangement 16 assumes a signal value which results from a discrete control signal RS that is greater than the reference signal REF2. The first switch is thus turned on by a drive pulse in order to enable current to be taken up for the coil L3 when an instantaneous value of the discrete-time control signal DRS is greater than the reference signal REF2.

25

The second level converter PW2 generates from the drive pulses AI drive signals for the second transistor T3 which are chosen such that the second transistor T3 always turns off if the first transistor T2 turns on, and vice versa.

List of reference symbols

RA1	Controller arrangement
RS	Control signal
AS1	Drive circuit
CLK	Clock signal
K1	Clocked comparator arrangement
Vref	Reference voltage signal
AI	Drive pulses
Uin	Input voltage
M	Reference-ground potential
T1, T2, T3	Transistors
L1	Primary coil
L2	Secondary coil
TR	Transformer
GL1	Rectifier arrangement
D1	Diode
C1	Capacitor
AK1, AK2	Output terminals
RL	Load
Uout	Output voltage
R1, R2	Resistors
V2	Supply potential
PT	Photo transistor
LED	Light-emitting diode

OK	Opto coupler
K	Comparator
FF	Flip-flop
IF	Pulse shaper
D	Delay element
Qout	Output signal of the flip-flop
S1, S2	Switches
C2	Capacitor
OPV	Operational amplifier
Vref	Reference voltage
10	Sampling unit
12	Subtraction unit
14	Summer
RA2	Controller arrangement
AS2	Drive circuit
18	Pulse shaper
16	Comparator arrangement
PW1, PW2	Level converters
L3	Coil
C3	Capacitor
GL2	Rectifier arrangement